aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
...
* Basic "hardware" breakpoints support implemented.Pavel Pisa2019-02-11
* Extend program view to support selected stage followup.Pavel Pisa2019-02-11
* Prepare core for "hardware" breakpoints support and add signals to follow sta...Pavel Pisa2019-02-11
* Converted program listing to be QTableView based.Pavel Pisa2019-02-11
* QTableView based memory view is working.Pavel Pisa2019-02-11
* Implemented workaround QTableView limits workaround which mostly works.Pavel Pisa2019-02-10
* Memory QTableView working for part of the memory range.Pavel Pisa2019-02-10
* Next steps to implement QTableView based memory view.Pavel Pisa2019-02-10
* Correct MemoryDock header fields values.Fanda Vacek2019-02-09
* Initial cleanup of MemoryDock as preparation for switch to QTableView.Pavel Pisa2019-02-09
* Correct build for LLVM.Fanda Vacek2019-02-09
* Minimal implementation of RDHWR to support dummy TLS region.Pavel Pisa2019-02-08
* Move computation of cache row, column and tag to single inline function.Pavel Pisa2019-02-08
* Implement SYNCI as complete cache flush.Pavel Pisa2019-02-08
* Accept SINC and SINCI instructions and flush even instruction cache on CACHE ...Pavel Pisa2019-02-08
* Document InstructionFlags meaning and remove unused IMF_MEM_STORE.Pavel Pisa2019-02-08
* Implement even deprecated BEQL, BNEL, BLEZL, BGTZL, BLTZL, BGEZL, BLTZALL, BG...Pavel Pisa2019-02-08
* Make function to register exception handler accessible from outside.Pavel Pisa2019-02-08
* Implement LL and SC as simple load and store word. SC returns 1 unconditionally.Pavel Pisa2019-02-08
* Add write and read notification to the simple peripheral component.Pavel Pisa2019-02-08
* Exception handlers require even PC of the jump or branch instruction before d...Pavel Pisa2019-02-07
* View register numbers in decimal notation.Pavel Pisa2019-02-07
* Correct cache LocationStatus when cache is disabled.Pavel Pisa2019-02-07
* Implemented simple indication of presence of memory location in the cache.Pavel Pisa2019-02-07
* Added method to retrieve memory location status.Pavel Pisa2019-02-07
* Correct display of jump and branch instructions.Pavel Pisa2019-02-07
* Add address to emitted instruction to allow its use for branch address decoding.Pavel Pisa2019-02-07
* Implemented basic infrastructure to handle exceptions.Pavel Pisa2019-02-07
* Implement BSHFL instruction and ignore RDHWR instruction.Pavel Pisa2019-02-07
* Remove dependency of ALU operation encoding on MIPS instruction format.Pavel Pisa2019-02-07
* Correct BLTZAL and BGEZAL execution to pass unmodified value to R31.Pavel Pisa2019-02-07
* Implemented base for exception handling.Pavel Pisa2019-02-06
* Resolve some memory leaks found by Valgrind.Pavel Pisa2019-02-06
* Provide at least partial cleanup after QtMipsMachine.Pavel Pisa2019-02-06
* Implement simple address-space ranges registration and example peripheral.Pavel Pisa2019-02-06
* Correct registers order in conversion to text for branch instructions.Pavel Pisa2019-02-06
* No reorder has to be specified else addi is moved to j delay slot.Pavel Pisa2019-02-05
* Include test for BGEZ, BGTZ, BLEZ, BLTZ, BEQ and BNE.Pavel Pisa2019-02-05
* Reorganize PC handling and implement full REGIMM decode.Pavel Pisa2019-02-05
* Correct shift operation and make ALU_OP_MOVZ and ALU_OP_MOVN encoding indepen...Pavel Pisa2019-02-05
* Make instruction to text conversion more generic.Pavel Pisa2019-02-05
* Rewrite instruction decoding to be generic and mostly architecture independent.Pavel Pisa2019-02-05
* Setup initial PC according executable entry form ELF file if it is non zero.Pavel Pisa2019-02-04
* Define uncached region in range from 0xf0000000 to 0xffffffff.Pavel Pisa2019-02-04
* Remove almost all direct access to opcode and function from the core.Pavel Pisa2019-02-04
* Take into account actual requirements for rs, rt and rd write for individual ...Pavel Pisa2019-02-04
* Unified instructions table and access type move to machinedefs.h .Pavel Pisa2019-02-04
* Include more complex insert-sort test which checks memory and cache.Pavel Pisa2019-02-04
* Primitive implementation of cache instruction.Pavel Pisa2019-02-04
* Simplify core test by use of common function to run test machine.Pavel Pisa2019-02-04