index
:
qtmips
fix-memory-view
master
simple-memory-view
MIPS CPU emulator for education purposes
Gitolite user
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
*
Core: move complex memory operation to own function and implement LWL, LWR, S...
Pavel Pisa
2019-02-15
*
Fill the rest of ALU opcode table to file all 64 entries.
Pavel Pisa
2019-02-14
*
The conversion of address has to use toULong to allow access to the second pa...
Pavel Pisa
2019-02-14
*
Correct program loader to open ELF file in binary mode on Windows.
Pavel Pisa
2019-02-14
*
Clarify KNOBS_8BIT register.
Pavel Pisa
2019-02-14
*
README: correct code snippets formatting.
Pavel Pisa
2019-02-14
*
Position hit and miss counters to left to fit in the diagram box a little lon...
Pavel Pisa
2019-02-14
*
Correct typo.
Pavel Pisa
2019-02-14
*
Ignore PREF instruction.
Pavel Pisa
2019-02-14
*
Correct code snippets formatting.
Pavel Pisa
2019-02-14
*
Make dosc word in README to be link to documentation directory.
Pavel Pisa
2019-02-14
*
Document which executable formats QtMips accepts.
Pavel Pisa
2019-02-14
*
Typo corrected.
Pavel Pisa
2019-02-14
*
Add link to thesis and subject pages in README.
Pavel Pisa
2019-02-14
*
README.md updated
Pavel Pisa
2019-02-14
*
Implemented graphic representation and update of line and RGB LEDs.
Pavel Pisa
2019-02-14
*
Implement write syscall and signal written characters to terminal.
Pavel Pisa
2019-02-14
*
Implemented sys_set_thread_area and sys_writev syscalls.
Pavel Pisa
2019-02-14
*
Implement function to setup core C0 userlocal register.
Pavel Pisa
2019-02-14
*
Implement MUL operation which stores result to the register.
Pavel Pisa
2019-02-14
*
Ensure that single step does not run chunk of instructions instead of one.
Pavel Pisa
2019-02-13
*
Initial attempt to as operating system syscall handler.
Pavel Pisa
2019-02-13
*
Use trick to force knobs to resend signals when machine is newly connected.
Pavel Pisa
2019-02-13
*
Implemented three dials equivalent to MZ_APO RGB dials.
Pavel Pisa
2019-02-13
*
Initialize SP to safe RAM area.
Pavel Pisa
2019-02-13
*
Include simple serial port terminal and prepare empty peripheral dock.
Pavel Pisa
2019-02-13
*
Add simple about dialog and prepare menu entries for serial port and peripher...
Pavel Pisa
2019-02-13
*
Add speed option to run core for time chunks without visualization.
Pavel Pisa
2019-02-13
*
At least partial solution to depict forward paths to compare units/branches.
Pavel Pisa
2019-02-12
*
Add signals and multiplexers for ALU inputs forwarding.
Pavel Pisa
2019-02-12
*
Add ELF library even to the final executables linking to allow build with sta...
Pavel Pisa
2019-02-12
*
Make memory and program listing editable.
Pavel Pisa
2019-02-12
*
Implement LRU as simple priority queue with linear insert sort.
Pavel Pisa
2019-02-12
*
Add debug access to rword and friends to allow read data through cache withou...
Pavel Pisa
2019-02-12
*
Display red background for instruction causing exception and skip HW breakpoi...
Pavel Pisa
2019-02-11
*
Basic "hardware" breakpoints support implemented.
Pavel Pisa
2019-02-11
*
Extend program view to support selected stage followup.
Pavel Pisa
2019-02-11
*
Prepare core for "hardware" breakpoints support and add signals to follow sta...
Pavel Pisa
2019-02-11
*
Converted program listing to be QTableView based.
Pavel Pisa
2019-02-11
*
QTableView based memory view is working.
Pavel Pisa
2019-02-11
*
Implemented workaround QTableView limits workaround which mostly works.
Pavel Pisa
2019-02-10
*
Memory QTableView working for part of the memory range.
Pavel Pisa
2019-02-10
*
Next steps to implement QTableView based memory view.
Pavel Pisa
2019-02-10
*
Correct MemoryDock header fields values.
Fanda Vacek
2019-02-09
*
Initial cleanup of MemoryDock as preparation for switch to QTableView.
Pavel Pisa
2019-02-09
*
Correct build for LLVM.
Fanda Vacek
2019-02-09
*
Minimal implementation of RDHWR to support dummy TLS region.
Pavel Pisa
2019-02-08
*
Move computation of cache row, column and tag to single inline function.
Pavel Pisa
2019-02-08
*
Implement SYNCI as complete cache flush.
Pavel Pisa
2019-02-08
*
Accept SINC and SINCI instructions and flush even instruction cache on CACHE ...
Pavel Pisa
2019-02-08
[next]