aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
...
* Correct code snippets formatting.Pavel Pisa2019-02-14
* Make dosc word in README to be link to documentation directory.Pavel Pisa2019-02-14
* Document which executable formats QtMips accepts.Pavel Pisa2019-02-14
* Typo corrected.Pavel Pisa2019-02-14
* Add link to thesis and subject pages in README.Pavel Pisa2019-02-14
* README.md updatedPavel Pisa2019-02-14
* Implemented graphic representation and update of line and RGB LEDs.Pavel Pisa2019-02-14
* Implement write syscall and signal written characters to terminal.Pavel Pisa2019-02-14
* Implemented sys_set_thread_area and sys_writev syscalls.Pavel Pisa2019-02-14
* Implement function to setup core C0 userlocal register.Pavel Pisa2019-02-14
* Implement MUL operation which stores result to the register.Pavel Pisa2019-02-14
* Ensure that single step does not run chunk of instructions instead of one.Pavel Pisa2019-02-13
* Initial attempt to as operating system syscall handler.Pavel Pisa2019-02-13
* Use trick to force knobs to resend signals when machine is newly connected.Pavel Pisa2019-02-13
* Implemented three dials equivalent to MZ_APO RGB dials.Pavel Pisa2019-02-13
* Initialize SP to safe RAM area.Pavel Pisa2019-02-13
* Include simple serial port terminal and prepare empty peripheral dock.Pavel Pisa2019-02-13
* Add simple about dialog and prepare menu entries for serial port and peripher...Pavel Pisa2019-02-13
* Add speed option to run core for time chunks without visualization.Pavel Pisa2019-02-13
* At least partial solution to depict forward paths to compare units/branches.Pavel Pisa2019-02-12
* Add signals and multiplexers for ALU inputs forwarding.Pavel Pisa2019-02-12
* Add ELF library even to the final executables linking to allow build with sta...Pavel Pisa2019-02-12
* Make memory and program listing editable.Pavel Pisa2019-02-12
* Implement LRU as simple priority queue with linear insert sort.Pavel Pisa2019-02-12
* Add debug access to rword and friends to allow read data through cache withou...Pavel Pisa2019-02-12
* Display red background for instruction causing exception and skip HW breakpoi...Pavel Pisa2019-02-11
* Basic "hardware" breakpoints support implemented.Pavel Pisa2019-02-11
* Extend program view to support selected stage followup.Pavel Pisa2019-02-11
* Prepare core for "hardware" breakpoints support and add signals to follow sta...Pavel Pisa2019-02-11
* Converted program listing to be QTableView based.Pavel Pisa2019-02-11
* QTableView based memory view is working.Pavel Pisa2019-02-11
* Implemented workaround QTableView limits workaround which mostly works.Pavel Pisa2019-02-10
* Memory QTableView working for part of the memory range.Pavel Pisa2019-02-10
* Next steps to implement QTableView based memory view.Pavel Pisa2019-02-10
* Correct MemoryDock header fields values.Fanda Vacek2019-02-09
* Initial cleanup of MemoryDock as preparation for switch to QTableView.Pavel Pisa2019-02-09
* Correct build for LLVM.Fanda Vacek2019-02-09
* Minimal implementation of RDHWR to support dummy TLS region.Pavel Pisa2019-02-08
* Move computation of cache row, column and tag to single inline function.Pavel Pisa2019-02-08
* Implement SYNCI as complete cache flush.Pavel Pisa2019-02-08
* Accept SINC and SINCI instructions and flush even instruction cache on CACHE ...Pavel Pisa2019-02-08
* Document InstructionFlags meaning and remove unused IMF_MEM_STORE.Pavel Pisa2019-02-08
* Implement even deprecated BEQL, BNEL, BLEZL, BGTZL, BLTZL, BGEZL, BLTZALL, BG...Pavel Pisa2019-02-08
* Make function to register exception handler accessible from outside.Pavel Pisa2019-02-08
* Implement LL and SC as simple load and store word. SC returns 1 unconditionally.Pavel Pisa2019-02-08
* Add write and read notification to the simple peripheral component.Pavel Pisa2019-02-08
* Exception handlers require even PC of the jump or branch instruction before d...Pavel Pisa2019-02-07
* View register numbers in decimal notation.Pavel Pisa2019-02-07
* Correct cache LocationStatus when cache is disabled.Pavel Pisa2019-02-07
* Implemented simple indication of presence of memory location in the cache.Pavel Pisa2019-02-07
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 06:03:25 +0000