aboutsummaryrefslogtreecommitdiff
path: root/qtmips_machine/tests/testcore.cpp
diff options
context:
space:
mode:
authorPavel Pisa <pisa@cmp.felk.cvut.cz>2019-03-25 15:25:59 +0100
committerPavel Pisa <pisa@cmp.felk.cvut.cz>2019-03-25 15:26:32 +0100
commit9713d030bb1696269c3348cac83e13306edd65cf (patch)
treef57970edbc9ef607c4209ebcae7fbf64214bb8a6 /qtmips_machine/tests/testcore.cpp
parent3774592f02121ce749c1d5ac4210bd6772475305 (diff)
downloadqtmips-9713d030bb1696269c3348cac83e13306edd65cf.tar.gz
qtmips-9713d030bb1696269c3348cac83e13306edd65cf.tar.bz2
qtmips-9713d030bb1696269c3348cac83e13306edd65cf.zip
Correct write through spelling. Reported by Richard Susta.
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
Diffstat (limited to 'qtmips_machine/tests/testcore.cpp')
-rw-r--r--qtmips_machine/tests/testcore.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/qtmips_machine/tests/testcore.cpp b/qtmips_machine/tests/testcore.cpp
index 53b6304..68da14c 100644
--- a/qtmips_machine/tests/testcore.cpp
+++ b/qtmips_machine/tests/testcore.cpp
@@ -981,7 +981,7 @@ void MachineTests::pipecore_wt_na_memory_tests() {
cache_conf.set_blocks(1); // Number of blocks
cache_conf.set_associativity(2); // Degree of associativity
cache_conf.set_replacement_policy(MachineConfigCache::RP_LRU);
- cache_conf.set_write_policy(MachineConfigCache::WP_TROUGH_NOALLOC);
+ cache_conf.set_write_policy(MachineConfigCache::WP_THROUGH_NOALLOC);
Cache i_cache(&mem_init, &cache_conf);
Cache d_cache(&mem_init, &cache_conf);
CorePipelined core(&reg_init, &i_cache, &d_cache, MachineConfig::HU_STALL_FORWARD);
@@ -1000,7 +1000,7 @@ void MachineTests::pipecore_wt_a_memory_tests() {
cache_conf.set_blocks(1); // Number of blocks
cache_conf.set_associativity(2); // Degree of associativity
cache_conf.set_replacement_policy(MachineConfigCache::RP_LRU);
- cache_conf.set_write_policy(MachineConfigCache::WP_TROUGH_ALLOC);
+ cache_conf.set_write_policy(MachineConfigCache::WP_THROUGH_ALLOC);
Cache i_cache(&mem_init, &cache_conf);
Cache d_cache(&mem_init, &cache_conf);
CorePipelined core(&reg_init, &i_cache, &d_cache, MachineConfig::HU_STALL_FORWARD);