1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
|
#include "tst_machine.h"
#include "core.h"
static void core_regs_data() {
QTest::addColumn<Instruction>("i");
QTest::addColumn<Registers>("init");
QTest::addColumn<Registers>("res");
// Note that we shouldn't be touching program counter as that is handled automatically and differs if we use pipelining
// Arithmetic instructions
{
Registers regs_init;
regs_init.write_gp(24, 24);
regs_init.write_gp(25, 12);
Registers regs_res(regs_init);
regs_res.write_gp(26, 36);
QTest::newRow("ADD") << Instruction(0, 24, 25, 26, 0, 32) \
<< regs_init \
<< regs_res;
QTest::newRow("ADDU") << Instruction(0, 24, 25, 26, 0, 33) \
<< regs_init \
<< regs_res;
QTest::newRow("ADDI") << Instruction(8, 24, 26, 12) \
<< regs_init \
<< regs_res;
QTest::newRow("ADDIU") << Instruction(9, 24, 26, 12) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 12);
QTest::newRow("SUB") << Instruction(0, 24, 25, 26, 0, 34) \
<< regs_init \
<< regs_res;
QTest::newRow("SUBU") << Instruction(0, 24, 25, 26, 0, 35) \
<< regs_init \
<< regs_res;
}
{
Registers regs_init;
regs_init.write_gp(24, 12);
regs_init.write_gp(25, 24);
Registers regs_res(regs_init);
regs_res.write_gp(26, 1);
QTest::newRow("SLT") << Instruction(0, 24, 25, 26, 0, 42) \
<< regs_init \
<< regs_res;
QTest::newRow("SLTU") << Instruction(0, 24, 25, 26, 0, 43) \
<< regs_init \
<< regs_res;
QTest::newRow("SLTI") << Instruction(10, 24, 26, 24) \
<< regs_init \
<< regs_res;
QTest::newRow("SLTIU") << Instruction(11, 24, 26, 24) \
<< regs_init \
<< regs_res;
}
// Shift instructions
{
Registers regs_init;
regs_init.write_gp(24, 0xf0);
regs_init.write_gp(25, 3);
Registers regs_res(regs_init);
regs_res.write_gp(26, 0x780);
QTest::newRow("SLL") << Instruction(0, 0, 24, 26, 3, 0) \
<< regs_init \
<< regs_res;
QTest::newRow("SLLV") << Instruction(0, 25, 24, 26, 0, 4) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 0x1e);
QTest::newRow("SLR") << Instruction(0, 0, 24, 26, 3, 2) \
<< regs_init \
<< regs_res;
QTest::newRow("SLRV") << Instruction(0, 25, 24, 26, 0, 6) \
<< regs_init \
<< regs_res;
}
{
Registers regs_init;
regs_init.write_gp(24, 0x800000f0);
regs_init.write_gp(25, 3);
Registers regs_res(regs_init);
regs_res.write_gp(26, 0x8000001e);
QTest::newRow("SRA") << Instruction(0, 0, 24, 26, 3, 3) \
<< regs_init \
<< regs_res;
QTest::newRow("SRAV") << Instruction(0, 25, 24, 26, 0, 7) \
<< regs_init \
<< regs_res;
}
// Logical instructions
{
Registers regs_init;
regs_init.write_gp(24, 0xf0);
regs_init.write_gp(25, 0xe1);
Registers regs_res(regs_init);
regs_res.write_gp(26, 0xe0);
QTest::newRow("AND") << Instruction(0, 24, 25, 26, 0, 36) \
<< regs_init \
<< regs_res;
QTest::newRow("ANDI") << Instruction(12, 24, 26, 0xe1) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 0xf1);
QTest::newRow("OR") << Instruction(0, 24, 25, 26, 0, 37) \
<< regs_init \
<< regs_res;
QTest::newRow("ORI") << Instruction(13, 24, 26, 0xe1) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 0x11);
QTest::newRow("XOR") << Instruction(0, 24, 25, 26, 0, 38) \
<< regs_init \
<< regs_res;
QTest::newRow("XORI") << Instruction(14, 24, 26, 0xe1) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 0xffffff0e);
QTest::newRow("NOR") << Instruction(0, 24, 25, 26, 0, 39) \
<< regs_init \
<< regs_res;
}
// Move instructions
{
Registers regs_init;
regs_init.write_hi_lo(true, 24);
regs_init.write_hi_lo(false, 28);
regs_init.write_gp(24, 55);
regs_init.write_gp(25, 56);
regs_init.write_gp(27, 21);
regs_init.write_gp(28, 22);
Registers regs_res(regs_init);
regs_res.write_gp(26, 24);
QTest::newRow("MFHI") << Instruction(0, 0, 0, 26, 0, 16) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 28);
QTest::newRow("MFLO") << Instruction(0, 0, 0, 26, 0, 18) \
<< regs_init \
<< regs_res;
regs_res.write_gp(26, 0);
regs_res.write_hi_lo(true, 21);
QTest::newRow("MTHI") << Instruction(0, 27, 0, 0, 0, 17) \
<< regs_init \
<< regs_res;
regs_res.write_hi_lo(true, 24);
regs_res.write_hi_lo(false, 22);
QTest::newRow("MTLO") << Instruction(0, 28, 0, 0, 0, 19) \
<< regs_init \
<< regs_res;
regs_res.write_hi_lo(false, 28);
QTest::newRow("MOVZ-F") << Instruction(0, 24, 24, 25, 0, 10) \
<< regs_init \
<< regs_res;
QTest::newRow("MOVN-F") << Instruction(0, 24, 1, 25, 0, 11) \
<< regs_init \
<< regs_res;
regs_res.write_gp(25, 55);
QTest::newRow("MOVZ-T") << Instruction(0, 24, 1, 25, 0, 10) \
<< regs_init \
<< regs_res;
QTest::newRow("MOVN-T") << Instruction(0, 24, 24, 25, 0, 11) \
<< regs_init \
<< regs_res;
}
}
void MachineTests::singlecore_regs_data() {
core_regs_data();
}
void MachineTests::pipecore_regs_data() {
core_regs_data();
}
void MachineTests::singlecore_regs() {
QFETCH(Instruction, i);
QFETCH(Registers, init);
QFETCH(Registers, res);
Memory mem; // Just memory (it shouldn't be used here except instruction)
mem.write_word(res.read_pc(), i.data()); // Store single instruction (anything else should be 0 so NOP effectively)
Memory mem_used(mem); // Create memory copy
CoreSingle core(&init, &mem_used);
core.step(); // Single step should be enought as this is risc without pipeline
res.pc_inc(); // We did single step so increment program counter accordingly
QCOMPARE(init, res); // After doing changes from initial state this should be same state as in case of passed expected result
QCOMPARE(mem, mem_used); // There should be no change in memory
}
void MachineTests::pipecore_regs() {
QFETCH(Instruction, i);
QFETCH(Registers, init);
QFETCH(Registers, res);
Memory mem; // Just memory (it shouldn't be used here except instruction)
mem.write_word(res.read_pc(), i.data()); // Store single instruction (anything else should be 0 so NOP effectively)
Memory mem_used(mem);
res.pc_jmp(0x14);
CorePipelined core(&init, &mem_used);
for (int i = 0; i < 5; i++)
core.step(); // Fire steps for five pipelines stages
//cout << "well:" << init.read_gp(26) << ":" << regs_used.read_gp(26) << endl;
QCOMPARE(init, res); // After doing changes from initial state this should be same state as in case of passed expected result
QCOMPARE(mem, mem_used); // There should be no change in memory
}
static void core_jmp_data() {
QTest::addColumn<Instruction>("i");
QTest::addColumn<Registers>("regs");
QTest::addColumn<std::uint32_t>("pc");
Registers regs;
regs.write_gp(14, -22);
regs.write_gp(15, 22);
regs.write_gp(16, -22);
QTest::newRow("B") << Instruction(4, 0, 0, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BEQ") << Instruction(4, 14, 16, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BNE") << Instruction(5, 14, 15, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BGEZ") << Instruction(1, 15, 1, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BGTZ") << Instruction(7, 15, 0, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BLEZ") << Instruction(6, 14, 0, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("BLTZ") << Instruction(1, 14, 0, 61) \
<< regs \
<< regs.read_pc() + 4 + (61 << 2);
QTest::newRow("J") << Instruction(2, 24) \
<< regs \
<< 0x80000000 + (24 << 2);
/*
QTest::newRow("JR") << Instruction(1, 15, 0, 61) \
<< regs \
<< regs.read_pc() + (24 << 2);
*/
}
void MachineTests::singlecore_jmp_data() {
core_jmp_data();
}
void MachineTests::pipecore_jmp_data() {
core_jmp_data();
}
void MachineTests::singlecore_jmp() {
QFETCH(Instruction, i);
QFETCH(Registers, regs);
QFETCH(std::uint32_t, pc);
Memory mem;
mem.write_word(regs.read_pc(), i.data());
Memory mem_used(mem);
Registers regs_used(regs);
CoreSingle core(®s_used, &mem_used);
core.step();
QCOMPARE(regs.read_pc() + 4, regs_used.read_pc()); // First execute delay slot
core.step();
QCOMPARE(pc, regs_used.read_pc()); // Now do jump
QCOMPARE(mem, mem_used); // There should be no change in memory
regs_used.pc_abs_jmp(regs.read_pc()); // Reset program counter before we do registers compare
QCOMPARE(regs, regs_used); // There should be no change in registers now
}
void MachineTests::pipecore_jmp() {
QFETCH(Instruction, i);
QFETCH(Registers, regs);
QFETCH(std::uint32_t, pc);
Memory mem;
mem.write_word(regs.read_pc(), i.data());
Memory mem_used(mem);
Registers regs_used(regs);
CorePipelined core(®s_used, &mem_used);
core.step();
QCOMPARE(regs.read_pc() + 4, regs_used.read_pc()); // First just fetch
core.step();
QCOMPARE(pc, regs_used.read_pc()); // Now do jump
for (int i = 0; i < 3; i++)
core.step(); // Follow up with three other steps to complete pipeline to be sure that instruction has no side effects
QCOMPARE(mem, mem_used); // There should be no change in memory
regs.pc_abs_jmp(pc + 12); // Set reference pc to three more instructions later (where regs_used should be)
QCOMPARE(regs, regs_used); // There should be no change in registers now (except pc)
}
void MachineTests::core_mem_data() {
}
void MachineTests::core_mem() {
}
|
