1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
// SPDX-License-Identifier: GPL-2.0+
/*******************************************************************************
* QtMips - MIPS 32-bit Architecture Subset Simulator
*
* Implemented to support following courses:
*
* B35APO - Computer Architectures
* https://cw.fel.cvut.cz/wiki/courses/b35apo
*
* B4M35PAP - Advanced Computer Architectures
* https://cw.fel.cvut.cz/wiki/courses/b4m35pap/start
*
* Copyright (c) 2017-2019 Karel Koci<cynerd@email.cz>
* Copyright (c) 2019 Pavel Pisa <pisa@cmp.felk.cvut.cz>
*
* Faculty of Electrical Engineering (http://www.fel.cvut.cz)
* Czech Technical University (http://www.cvut.cz/)
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor,
* Boston, MA 02110-1301, USA.
*
******************************************************************************/
#ifndef MACHINECONFIG_H
#define MACHINECONFIG_H
#include <QString>
#include <QSettings>
namespace machine {
enum ConfigPresets {
CP_SINGLE, // No pipeline cpu without cache
CP_SINGLE_CACHE, // No pipeline cpu with cache
CP_PIPE_NO_HAZARD, // Pipelined cpu without hazard unit and without cache
CP_PIPE // Full pipelined cpu
};
class MachineConfigCache {
public:
MachineConfigCache();
MachineConfigCache(const MachineConfigCache *cc);
MachineConfigCache(const QSettings*, const QString &prefix = "");
void store(QSettings*, const QString &prefix = "");
void preset(enum ConfigPresets);
enum ReplacementPolicy {
RP_RAND, // Random
RP_LRU, // Least recently used
RP_LFU // Least frequently used
};
enum WritePolicy {
WP_TROUGH_NOALLOC, // Write trough
WP_TROUGH_ALLOC, // Write trough
WP_BACK // Write back
};
// If cache should be used or not
void set_enabled(bool);
void set_sets(unsigned); // Number of sets
void set_blocks(unsigned); // Number of blocks
void set_associativity(unsigned); // Degree of associativity
void set_replacement_policy(enum ReplacementPolicy);
void set_write_policy(enum WritePolicy);
bool enabled() const;
unsigned sets() const;
unsigned blocks() const;
unsigned associativity() const;
enum ReplacementPolicy replacement_policy() const;
enum WritePolicy write_policy() const;
bool operator ==(const MachineConfigCache &c) const;
bool operator !=(const MachineConfigCache &c) const;
private:
bool en;
unsigned n_sets, n_blocks, d_associativity;
enum ReplacementPolicy replac_pol;
enum WritePolicy write_pol;
};
class MachineConfig {
public:
MachineConfig();
MachineConfig(const MachineConfig *cc);
MachineConfig(const QSettings*, const QString &prefix = "");
void store(QSettings*, const QString &prefix = "");
void preset(enum ConfigPresets);
enum HazardUnit {
HU_NONE,
HU_STALL,
HU_STALL_FORWARD
};
// Configure if CPU is pipelined
// In default disabled.
void set_pipelined(bool);
// Configure if cpu should simulate delay slot in non-pipelined core
// In default enabled. When disabled it also automatically disables pipelining.
void set_delay_slot(bool);
// Hazard unit
void set_hazard_unit(enum HazardUnit);
// Protect data memory from execution. Only program sections can be executed.
void set_memory_execute_protection(bool);
// Protect program memory from accidental writes.
void set_memory_write_protection(bool);
// Set memory access times. Passed value is in cycles.
void set_memory_access_time_read(unsigned);
void set_memory_access_time_write(unsigned);
void set_memory_access_time_burst(unsigned);
// Set path to source elf file. This has to be set before core is initialized.
void set_elf(QString path);
// Configure cache
void set_cache_program(const MachineConfigCache&);
void set_cache_data(const MachineConfigCache&);
bool pipelined() const;
bool delay_slot() const;
enum HazardUnit hazard_unit() const;
bool memory_execute_protection() const;
bool memory_write_protection() const;
unsigned memory_access_time_read() const;
unsigned memory_access_time_write() const;
unsigned memory_access_time_burst() const;
QString elf() const;
const MachineConfigCache &cache_program() const;
const MachineConfigCache &cache_data() const;
MachineConfigCache *access_cache_program();
MachineConfigCache *access_cache_data();
bool operator ==(const MachineConfig &c) const;
bool operator !=(const MachineConfig &c) const;
private:
bool pipeline, delayslot;
enum HazardUnit hunit;
bool exec_protect, write_protect;
unsigned mem_acc_read, mem_acc_write, mem_acc_burst;
QString elf_path;
MachineConfigCache cch_program, cch_data;
};
}
Q_DECLARE_METATYPE(machine::MachineConfigCache)
#endif // MACHINECONFIG_H
|
