1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
// SPDX-License-Identifier: GPL-2.0+
/*******************************************************************************
* QtMips - MIPS 32-bit Architecture Subset Simulator
*
* Implemented to support following courses:
*
* B35APO - Computer Architectures
* https://cw.fel.cvut.cz/wiki/courses/b35apo
*
* B4M35PAP - Advanced Computer Architectures
* https://cw.fel.cvut.cz/wiki/courses/b4m35pap/start
*
* Copyright (c) 2017-2019 Karel Koci<cynerd@email.cz>
* Copyright (c) 2019 Pavel Pisa <pisa@cmp.felk.cvut.cz>
*
* Faculty of Electrical Engineering (http://www.fel.cvut.cz)
* Czech Technical University (http://www.cvut.cz/)
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor,
* Boston, MA 02110-1301, USA.
*
******************************************************************************/
#ifndef CACHE_H
#define CACHE_H
#include <memory.h>
#include <machineconfig.h>
#include <stdint.h>
#include <time.h>
namespace machine {
class Cache : public MemoryAccess {
Q_OBJECT
public:
Cache(MemoryAccess *m, const MachineConfigCache *c, unsigned memory_access_penalty_r = 1,
unsigned memory_access_penalty_w = 1, unsigned memory_access_penalty_b = 0);
~Cache();
bool wword(std::uint32_t address, std::uint32_t value);
std::uint32_t rword(std::uint32_t address, bool debug_access = false) const;
void flush(); // flush cache
void sync(); // Same as flush
unsigned hit() const; // Number of recorded hits
unsigned miss() const; // Number of recorded misses
unsigned memory_reads() const; // Number backing/main memory reads
unsigned memory_writes() const; // Number backing/main memory writes
unsigned stalled_cycles() const; // Number of wasted cycles in memory waitin statistic
double speed_improvement() const; // Speed improvement in percents in comare with no used cache
double hit_rate() const; // Usage efficiency in percents
void reset(); // Reset whole state of cache
const MachineConfigCache &config() const;
enum LocationStatus location_status(std::uint32_t address) const;
inline std::uint32_t get_change_counter() const {
return change_counter;
}
signals:
void hit_update(unsigned) const;
void miss_update(unsigned) const;
void statistics_update(unsigned stalled_cycles, double speed_improv, double hit_rate) const;
void cache_update(unsigned associat, unsigned set, unsigned col, bool valid, bool dirty,
std::uint32_t tag, const std::uint32_t *data, bool write) const;
void memory_writes_update(unsigned) const;
void memory_reads_update(unsigned) const;
private:
MachineConfigCache cnf;
MemoryAccess *mem;
unsigned access_pen_r, access_pen_w, access_pen_b;
std::uint32_t uncached_start;
std::uint32_t uncached_last;
struct cache_data {
bool valid, dirty;
std::uint32_t tag;
std::uint32_t *data;
};
mutable struct cache_data **dt;
union {
unsigned int ** lru; // Access time
unsigned **lfu; // Access count
} replc; // Data used for replacement policy
mutable unsigned hit_read, miss_read, hit_write, miss_write; // Hit and miss counters
mutable unsigned mem_reads, mem_writes, burst_reads, burst_writes; // Dirrect access to memory
mutable std::uint32_t change_counter;
std::uint32_t debug_rword(std::uint32_t address) const;
bool access(std::uint32_t address, std::uint32_t *data, bool write, std::uint32_t value = 0) const;
void kick(unsigned associat_indx, unsigned row) const;
std::uint32_t base_address(std::uint32_t tag, unsigned row) const;
void update_statistics() const;
inline void compute_row_col_tag(std::uint32_t &row, std::uint32_t &col,
std::uint32_t &tag, std::uint32_t address) const {
address = address >> 2;
std::uint32_t ssize = cnf.blocks() * cnf.sets();
tag = address / ssize;
std::uint32_t index = address % ssize;
row = index / cnf.blocks();
col = index % cnf.blocks();
}
};
}
#endif // CACHE_H
|
