| Commit message (Collapse) | Author | Age | |
|---|---|---|---|
| * | Include test for BGEZ, BGTZ, BLEZ, BLTZ, BEQ and BNE. | Pavel Pisa | 2019-02-05 |
| | | | | | | | | This complex test check for correct behavior for -1, 0 and 1 values. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Correct shift operation and make ALU_OP_MOVZ and ALU_OP_MOVN encoding ↵ | Pavel Pisa | 2019-02-05 |
| | | | | | | | independent. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Unified instructions table and access type move to machinedefs.h . | Pavel Pisa | 2019-02-04 |
| | | | | | | | | This allows to specify requirement for RS and RD on instruction basis even for T_R / ALU instructions. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Include more complex insert-sort test which checks memory and cache. | Pavel Pisa | 2019-02-04 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Simplify core test by use of common function to run test machine. | Pavel Pisa | 2019-02-04 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Add license to the source files. | Pavel Pisa | 2019-02-04 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Implement instructions MULT, MULTU, DIV, DIVU. | Pavel Pisa | 2019-02-03 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Include test for jump and link processing. | Pavel Pisa | 2019-02-02 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Add test for forwarding in ALU operations. | Pavel Pisa | 2019-02-02 |
| | | | | | Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Correct ALU test for SUB exception. | Pavel Pisa | 2019-02-02 |
| | | | | | | | | | | | | | The operation 3 - 4 = 1 is legal integer arithmetic operation. Changed to 0x80000003 - 4 = 0x7fffffff 2147483651 - 4 = 2147483647 which overflows. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz> | ||
| * | Implement LUI | Karel Kočí | 2018-04-08 |
| | | |||
| * | Integrate cache with rest of the machine core | Karel Kočí | 2018-04-08 |
| | | |||
| * | Add initial implementatio of caches | Karel Kočí | 2018-04-07 |
| | | |||
| * | Use whole words in memory | Karel Kočí | 2018-04-05 |
| | | |||
| * | Fix signextend in core | Karel Kočí | 2018-02-14 |
| | | |||
| * | Cleanup some todos in code | Karel Kočí | 2018-01-15 |
| | | |||
| * | Fix program loader test | Karel Kočí | 2018-01-15 |
| | | |||
| * | Fix SRA and SRAV instructions | Karel Kočí | 2018-01-15 |
| | | | | | | | This implementation is correct one but there is no guarantee that it will work with all compilers so we should always check on given platform that tests pass (and potentially fix it). | ||
| * | Allow delay slot disable for non-pipelined core | Karel Kočí | 2018-01-03 |
| | | |||
| * | Remove some obsolete files | Karel Kočí | 2018-01-01 |
| | | |||
| * | Put qtmips_machine to machine namespace | Karel Kočí | 2017-12-17 |
| | | |||
| * | Fix test for JR | Karel Kočí | 2017-12-12 |
| | | |||
| * | Implement some store and load instructions | Karel Kočí | 2017-12-12 |
| | | |||
| * | Implement branch and jump instructions | Karel Kočí | 2017-12-12 |
| | | |||
| * | Add crude implementation of MOV* instructions | Karel Kočí | 2017-11-25 |
| | | | | | I don't like how it's implemented but I have no other idea atm. | ||
| * | Implement instructions for moving from and to HI and LO registers | Karel Kočí | 2017-11-25 |
| | | |||
| * | Fix SLTU instruction | Karel Kočí | 2017-11-25 |
| | | |||
| * | Test pipelined core | Karel Kočí | 2017-11-25 |
| | | |||
| * | Implement some logical operations | Karel Kočí | 2017-11-21 |
| | | |||
| * | Implement some immediate arithmetic instructions | Karel Kočí | 2017-11-21 |
| | | |||
| * | Implement tests for few more arithmetic instructions | Karel Kočí | 2017-11-21 |
| | | |||
| * | Implement and test ADD | Karel Kočí | 2017-11-21 |
| | | |||
| * | Add possibility to compare memory and registers state | Karel Kočí | 2017-11-21 |
| | | | | | | | For core testing we want to compare whole memory and registers. Registers are pretty simple but in case of memory it is some what more complicated and required its own tests to be sure that it works. | ||
| * | Another huge pile of work for about two months | Karel Kočí | 2017-11-19 |
| | | | | | | | Well I should commit every change instead of this madness. I am not documenting changes as all this is just improvements and implementation progression. | ||
| * | Just something I had stagged | Karel Kočí | 2017-11-19 |
| | | |||
| * | Add some more instructions to be decoded and arithmetic I test | Karel Kočí | 2017-09-05 |
| | | |||
| * | Use QString and QVector instead of std ones and more | Karel Kočí | 2017-09-02 |
| | | |||
| * | Handle endianness in memory correctly | Karel Kočí | 2017-08-31 |
| | | |||
| * | Initial commit | Karel Kočí | 2017-08-30 |
| Adding work done so far. | |||
 |
index : qtmips | |
| MIPS CPU emulator for education purposes | Gitolite user |
| aboutsummaryrefslogtreecommitdiff |