| Commit message (Collapse) | Author | Age |
|
|
|
| |
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
| |
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
|
|
|
| |
Remaining are MOVZ and MOVN in the execution phase
and all branch and jump operations in handle_pc().
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
|
|
|
| |
This allows to specify requirement for RS and RD on instruction
basis even for T_R / ALU instructions.
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
| |
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
| |
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
|
|
|
|
| |
THere are exceptions when we care about forwarding and when we don't.
|
|
|
|
|
|
| |
In reality this internally allows us to see stages even it we are not
using pipelining but that is hidden from outside simply to not confuse
user.
|
|
|
|
|
|
| |
This is rude implementation. We always print all fields. In future we
should add flags to set what fields should be hidden on per instruction
bases.
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
For core testing we want to compare whole memory and registers.
Registers are pretty simple but in case of memory it is some what more
complicated and required its own tests to be sure that it works.
|
|
|
|
|
|
| |
Well I should commit every change instead of this madness. I am not
documenting changes as all this is just improvements and implementation
progression.
|
| |
|
| |
|
| |
|
|
Adding work done so far.
|