aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJan Kaisrlík <jan.kaisrlik@avast.com>2020-04-30 17:44:21 +0200
committerJan Kaisrlík <jan.kaisrlik@avast.com>2020-04-30 17:44:21 +0200
commitc63d19cb4b906c94afc807a53d7ec5d4881b1cfa (patch)
tree5aa816cf7257e68ccb1ce79cb50630d31d5d8484
parent850d1e6b430c463a54bb1348967750a1e0baef51 (diff)
downloadqtmips-c63d19cb4b906c94afc807a53d7ec5d4881b1cfa.tar.gz
qtmips-c63d19cb4b906c94afc807a53d7ec5d4881b1cfa.tar.bz2
qtmips-c63d19cb4b906c94afc807a53d7ec5d4881b1cfa.zip
README: add documentation how to modify comprocessor 0 regs
-rw-r--r--README.md3
1 files changed, 3 insertions, 0 deletions
diff --git a/README.md b/README.md
index b3ee5c2..00784eb 100644
--- a/README.md
+++ b/README.md
@@ -252,6 +252,9 @@ Following coprocessor 0 registers are recognized
| $15,1 | EBase | Exception vector base register |
| $16,0 | Config | Configuration registers |
+`mtc0` and `mfc0` are used to copy value from/to general puropose registers
+to/from comprocessor 0 register.
+
Hardware/special registers implemented:
| Number | Name | Description |