diff options
| author | Pavel Pisa <pisa@cmp.felk.cvut.cz> | 2020-05-11 10:04:17 +0200 |
|---|---|---|
| committer | Pavel Pisa <pisa@cmp.felk.cvut.cz> | 2020-05-11 10:04:17 +0200 |
| commit | 88983fd49ee84400d3eaf19279fb7d79948fcca5 (patch) | |
| tree | 8d4128087e9d207943f9610a29ea87c33ea569cf | |
| parent | 4e18ac008b2fa958f16e30b44da097d242d22470 (diff) | |
| download | qtmips-master.tar.gz qtmips-master.tar.bz2 qtmips-master.zip | |
Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
| -rw-r--r-- | README.md | 2 |
1 files changed, 1 insertions, 1 deletions
@@ -20,7 +20,7 @@ The used [MIPS CPU](https://en.wikipedia.org/wiki/MIPS_architecture) building bl and a pipeline model matches lecture slides prepared by Michal Štepanovský for the subject [Computer Architectures](https://cw.fel.cvut.cz/wiki/courses/b35apo/start). The course is based on the book [Computer Organization and Design, The HW/SW Interface](https://www.elsevier.com/books/computer-organization-and-design-mips-edition/patterson/978-0-12-407726-3) written by -professors Patterson and Henessy. +professors Patterson and Hennessy. Additional documentation can be found in subdirectory [`docs`](docs) of the project. |