1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
|
From b70eb040e50bfa7787d5630ce00687e225604393 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Pali=20Roh=C3=A1r?= <pali@kernel.org>
Date: Mon, 27 Jun 2022 20:02:26 +0200
Subject: [PATCH 36/53] ARM: dts: armada-xp-mv78260.dtsi: Add definitions for
PCIe error interrupts
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
PCIe controllers on Marvell Port 0 share MPIC SoC Error IRQ 4, PCIe
controllers on Marvell Port 1 share MPIC SoC Error IRQ 5 and PCIe
controller on Marvell Port 2 uses MPIC SoC Error IRQ 15.
Signed-off-by: Pali Rohár <pali@kernel.org>
---
arch/arm/boot/dts/armada-xp-mv78260.dtsi | 36 ++++++++++++------------
1 file changed, 18 insertions(+), 18 deletions(-)
diff --git a/arch/arm/boot/dts/armada-xp-mv78260.dtsi b/arch/arm/boot/dts/armada-xp-mv78260.dtsi
index 6c6fbb9faf5a..febd9d98a44e 100644
--- a/arch/arm/boot/dts/armada-xp-mv78260.dtsi
+++ b/arch/arm/boot/dts/armada-xp-mv78260.dtsi
@@ -98,8 +98,8 @@ pcie1: pcie@1,0 {
reg = <0x0800 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 58>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 58>, <&soc_err 4>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
0x81000000 0 0 0x81000000 0x1 0 1 0>;
@@ -126,8 +126,8 @@ pcie2: pcie@2,0 {
reg = <0x1000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 59>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 59>, <&soc_err 4>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0
0x81000000 0 0 0x81000000 0x2 0 1 0>;
@@ -154,8 +154,8 @@ pcie3: pcie@3,0 {
reg = <0x1800 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 60>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 60>, <&soc_err 4>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x3 0 1 0
0x81000000 0 0 0x81000000 0x3 0 1 0>;
@@ -182,8 +182,8 @@ pcie4: pcie@4,0 {
reg = <0x2000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 61>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 61>, <&soc_err 4>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x4 0 1 0
0x81000000 0 0 0x81000000 0x4 0 1 0>;
@@ -210,8 +210,8 @@ pcie5: pcie@5,0 {
reg = <0x2800 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 62>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 62>, <&soc_err 5>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x5 0 1 0
0x81000000 0 0 0x81000000 0x5 0 1 0>;
@@ -238,8 +238,8 @@ pcie6: pcie@6,0 {
reg = <0x3000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 63>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 63>, <&soc_err 5>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x6 0 1 0
0x81000000 0 0 0x81000000 0x6 0 1 0>;
@@ -266,8 +266,8 @@ pcie7: pcie@7,0 {
reg = <0x3800 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 64>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 64>, <&soc_err 5>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x7 0 1 0
0x81000000 0 0 0x81000000 0x7 0 1 0>;
@@ -294,8 +294,8 @@ pcie8: pcie@8,0 {
reg = <0x4000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 65>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 65>, <&soc_err 5>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x8 0 1 0
0x81000000 0 0 0x81000000 0x8 0 1 0>;
@@ -322,8 +322,8 @@ pcie9: pcie@9,0 {
reg = <0x4800 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
- interrupt-names = "intx";
- interrupts-extended = <&mpic 99>;
+ interrupt-names = "intx", "error";
+ interrupts-extended = <&mpic 99>, <&soc_err 15>;
#interrupt-cells = <1>;
ranges = <0x82000000 0 0 0x82000000 0x9 0 1 0
0x81000000 0 0 0x81000000 0x9 0 1 0>;
--
2.37.3
|
