blob: 57f53e7e9007bcda6d607fa6536112119e48e881 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
/* This is specific configuration for ATtiny85.
* This configuration also applies on ATtiny45 and ATtiny25.
*/
#include <avr/io.h>
// SPI USI
#define DDR_USI DDRB
#define DD_DI DDB0
#define DD_DO DDB1
#define DD_USCK DDB2
#define PORT_USI PORTB
#define PORT_DI PORTB0
#define PORT_DO PORTB1
#define PORT_USCK PORTB2
|
