aboutsummaryrefslogtreecommitdiff
path: root/src/timer.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/timer.c')
-rw-r--r--src/timer.c156
1 files changed, 78 insertions, 78 deletions
diff --git a/src/timer.c b/src/timer.c
index 1175bad..967a2fa 100644
--- a/src/timer.c
+++ b/src/timer.c
@@ -2,100 +2,100 @@
#ifdef CONFIG_IOE_TIMERS
void timer_init(uint8_t timer, enum timerDivider div) {
- switch (timer) {
+ switch (timer) {
#ifdef COUNTER0_PWM
- case COUNTER0_PWM:
- // Null counting register
- TCNT0 = 0;
- // Set interrupt flag
- TIMSK0 = _BV(TOIE0);
- // Set division and start counting
- switch (div) {
- case TIMER_DIVIDER_1:
- TCCR0B = _BV(CS00);
- break;
- case TIMER_DIVIDER_8:
- TCCR0B = _BV(CS01);
- break;
- case TIMER_DIVIDER_64:
- TCCR0B = _BV(CS01) | _BV(CS00);
- break;
- case TIMER_DIVIDER_256:
- TCCR0B = _BV(CS02);
- break;
- case TIMER_DIVIDER_1024:
- TCCR0B = _BV(CS02) | _BV(CS01);
- break;
- default:
- return;
- }
- break;
+ case COUNTER0_PWM:
+ // Null counting register
+ TCNT0 = 0;
+ // Set interrupt flag
+ TIMSK0 = _BV(TOIE0);
+ // Set division and start counting
+ switch (div) {
+ case TIMER_DIVIDER_1:
+ TCCR0B = _BV(CS00);
+ break;
+ case TIMER_DIVIDER_8:
+ TCCR0B = _BV(CS01);
+ break;
+ case TIMER_DIVIDER_64:
+ TCCR0B = _BV(CS01) | _BV(CS00);
+ break;
+ case TIMER_DIVIDER_256:
+ TCCR0B = _BV(CS02);
+ break;
+ case TIMER_DIVIDER_1024:
+ TCCR0B = _BV(CS02) | _BV(CS01);
+ break;
+ default:
+ return;
+ }
+ break;
#endif /* COUNTER0_PWM */
#ifdef COUNTER1_16PWM
- case COUNTER1_16PWM:
- break;
+ case COUNTER1_16PWM:
+ break;
#endif /* COUNTER1_16PWM */
#ifdef COUNTER2_PWM_ASYNC
- case COUNTER2_PWM_ASYNC:
- break;
+ case COUNTER2_PWM_ASYNC:
+ break;
#endif /* COUNTER2_PWM_ASYNC */
- }
+ }
}
void timer_disable(uint8_t timer) {
- switch (timer) {
+ switch (timer) {
#ifdef COUNTER0_PWM
- case COUNTER0_PWM:
- TCCR0B = 0;
- break;
+ case COUNTER0_PWM:
+ TCCR0B = 0;
+ break;
#endif /* COUNTER0_PWM */
#ifdef COUNTER1_16PWM
- case COUNTER1_16PWM:
- break;
+ case COUNTER1_16PWM:
+ break;
#endif /* COUNTER1_16PWM */
#ifdef COUNTER2_PWM_ASYNC
- case COUNTER2_PWM_ASYNC:
- break;
+ case COUNTER2_PWM_ASYNC:
+ break;
#endif /* COUNTER2_PWM_ASYNC */
- }
+ }
}
void timer_reset(uint8_t timer) {
- switch (timer) {
+ switch (timer) {
#ifdef COUNTER0_PWM
- case COUNTER0_PWM:
- TCNT0 = 0;
- break;
+ case COUNTER0_PWM:
+ TCNT0 = 0;
+ break;
#endif /* COUNTER0_PWM */
#ifdef COUNTER1_16PWM
- case COUNTER1_16PWM:
- break;
+ case COUNTER1_16PWM:
+ break;
#endif /* COUNTER1_16PWM */
#ifdef COUNTER2_PWM_ASYNC
- case COUNTER2_PWM_ASYNC:
- break;
+ case COUNTER2_PWM_ASYNC:
+ break;
#endif /* COUNTER2_PWM_ASYNC */
- }
+ }
}
uint16_t timer_value(uint8_t timer) {
- switch (timer) {
+ switch (timer) {
#ifdef COUNTER0_PWM
- case COUNTER0_PWM:
- return TCNT0;
- break;
+ case COUNTER0_PWM:
+ return TCNT0;
+ break;
#endif /* COUNTER0_PWM */
#ifdef COUNTER1_16PWM
- case COUNTER1_16PWM:
- break;
+ case COUNTER1_16PWM:
+ break;
#endif /* COUNTER1_16PWM */
#ifdef COUNTER2_PWM_ASYNC
- case COUNTER2_PWM_ASYNC:
- break;
+ case COUNTER2_PWM_ASYNC:
+ break;
#endif /* COUNTER2_PWM_ASYNC */
- default:
- return 0;
- }
+ default:
+ return 0;
+ }
}
#ifdef COUNTER0_PWM
@@ -109,43 +109,43 @@ static void (*timer_2_pwm_overflow) (void);
#endif /* COUNTER2_PWM_ASYNC */
void timer_sethook(uint8_t timer, void (*fnc) (void)) {
- switch (timer) {
+ switch (timer) {
#ifdef COUNTER0_PWM
- case COUNTER0_PWM:
- timer_0_pwm_overflow = fnc;
- break;
+ case COUNTER0_PWM:
+ timer_0_pwm_overflow = fnc;
+ break;
#endif /* COUNTER0_PWM */
#ifdef COUNTER1_16PWM
- case COUNTER1_16PWM:
- timer_1_16pwm_overflow = fnc;
- break;
+ case COUNTER1_16PWM:
+ timer_1_16pwm_overflow = fnc;
+ break;
#endif /* COUNTER1_16PWM */
#ifdef COUNTER2_PWM_ASYNC
- case COUNTER2_PWM_ASYNC:
- timer_2_pwm_overflow = fnc;
- break;
+ case COUNTER2_PWM_ASYNC:
+ timer_2_pwm_overflow = fnc;
+ break;
#endif /* COUNTER2_PWM_ASYNC */
- }
+ }
}
#ifdef COUNTER0_PWM
ISR(TIMER0_OVF_vect, ISR_BLOCK) {
- if (timer_0_pwm_overflow)
- timer_0_pwm_overflow();
+ if (timer_0_pwm_overflow)
+ timer_0_pwm_overflow();
}
#endif /* COUNTER0_PWM */
#ifdef COUNTER0_PWM
ISR(TIMER1_OVF_vect, ISR_BLOCK) {
- if (timer_1_16pwm_overflow)
- timer_1_16pwm_overflow();
+ if (timer_1_16pwm_overflow)
+ timer_1_16pwm_overflow();
}
#endif /* COUNTER0_PWM */
#ifdef COUNTER0_PWM
ISR(TIMER2_OVF_vect, ISR_BLOCK) {
- if (timer_2_pwm_overflow)
- timer_2_pwm_overflow();
+ if (timer_2_pwm_overflow)
+ timer_2_pwm_overflow();
}
#endif /* COUNTER0_PWM */