blob: 90c9b7524b5fecbab75c687d6348b932969b5d6e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
#ifndef MACHINECONFIG_H
#define MACHINECONFIG_H
#include <QString>
#include <QSettings>
namespace machine {
enum ConfigPresets {
CP_SINGLE,
CP_PIPE_WITH_CACHE
};
class MachineConfigCache {
public:
MachineConfigCache();
MachineConfigCache(const MachineConfigCache *cc);
MachineConfigCache(const QSettings*, const QString &prefix = "");
void store(QSettings*, const QString &prefix = "");
void preset(enum ConfigPresets);
// If cache should be used or not
void set_enabled(bool);
bool enabled() const;
bool operator ==(const MachineConfigCache &c) const;
bool operator !=(const MachineConfigCache &c) const;
private:
bool en;
// TODO
};
class MachineConfig {
public:
MachineConfig();
MachineConfig(const MachineConfig *cc);
MachineConfig(const QSettings*, const QString &prefix = "");
void store(QSettings*, const QString &prefix = "");
void preset(enum ConfigPresets);
enum HazardUnit {
HU_NONE,
HU_STALL,
HU_STALL_FORWARD
};
// Configure if CPU is pipelined
// In default disabled.
void set_pipelined(bool);
// Configure if cpu should simulate delay slot in non-pipelined core
// In default enabled. When disabled it also automatically disables pipelining.
void set_delay_slot(bool);
// Hazard unit
void set_hazard_unit(enum HazardUnit);
// Protect data memory from execution. Only program sections can be executed.
void set_memory_execute_protection(bool);
// Protect program memory from accidental writes.
void set_memory_write_protection(bool);
// Set memory access times. Passed value is in cycles.
void set_memory_access_time_read(unsigned);
void set_memory_access_time_write(unsigned);
// Set path to source elf file. This has to be set before core is initialized.
void set_elf(QString path);
// Configure cache
void set_cache_program(const MachineConfigCache&);
void set_cache_data(const MachineConfigCache&);
bool pipelined() const;
bool delay_slot() const;
enum HazardUnit hazard_unit() const;
bool memory_execute_protection() const;
bool memory_write_protection() const;
unsigned memory_access_time_read() const;
unsigned memory_access_time_write() const;
QString elf() const;
const MachineConfigCache &cache_program() const;
const MachineConfigCache &cache_data() const;
MachineConfigCache *access_cache_program();
MachineConfigCache *access_cache_data();
bool operator ==(const MachineConfig &c) const;
bool operator !=(const MachineConfig &c) const;
private:
bool pipeline, delayslot;
enum HazardUnit hunit;
bool exec_protect, write_protect;
unsigned mem_acc_read, mem_acc_write;
QString elf_path;
MachineConfigCache cch_program, cch_data;
};
}
#endif // MACHINECONFIG_H
|
