blob: d4523c3210c93d682d648b58a3d196960cf2b572 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
#ifndef CORE_H
#define CORE_H
#include <QObject>
#include "qtmipsexception.h"
#include "registers.h"
#include "memory.h"
#include "instruction.h"
#include "alu.h"
class Core : public QObject {
Q_OBJECT
public:
Core(Registers *regs, MemoryAccess *mem);
virtual void step() = 0; // Do single step
signals:
protected:
Registers *regs;
MemoryAccess *mem;
struct dtFetch {
Instruction inst; // Loaded instruction
};
struct dtDecode {
bool mem2reg; // Write memory output to register (instead alu output)
bool memwrite; // If memory should write input
bool alubimm; // If b value to alu is immediate value (rt used otherwise)
bool regd; // If rd is used (otherwise rt is used for write target)
bool regwrite; // If output should be written back to register (which one depends on regd)
bool branch; // If this is branch instruction
enum AluOp aluop; // Decoded ALU operation
std::uint32_t val_rs; // Value from register rs
std::uint32_t val_rt; // Value from register rt
std::uint8_t val_sa; // Value of sa in instruction it self
std::uint16_t val_immediate; // Value of immediate in instruction it self
};
struct dtExecute {
bool mem2reg;
std::uint32_t val;
// TODO
};
struct dtMemory {
bool mem2reg;
// TODO
std::uint32_t val;
};
struct dtFetch fetch();
struct dtDecode decode(struct dtFetch);
struct dtExecute execute(struct dtDecode);
struct dtMemory memory(struct dtExecute);
void writeback(struct dtMemory);
};
class CoreSingle : public Core {
public:
CoreSingle(Registers *regs, MemoryAccess *mem);
void step();
};
class CorePipelined : public Core {
public:
CorePipelined(Registers *regs, MemoryAccess *mem);
void step();
};
#endif // CORE_H
|
