From 8b553ef5863a07a0c9ae3a970bf6afe552ce6121 Mon Sep 17 00:00:00 2001 From: Pavel Pisa Date: Tue, 12 Feb 2019 00:39:09 +0100 Subject: Add debug access to rword and friends to allow read data through cache without disturbing statistic. This allows to switch view between CPU and raw memory content. Signed-off-by: Pavel Pisa --- qtmips_machine/cache.h | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) (limited to 'qtmips_machine/cache.h') diff --git a/qtmips_machine/cache.h b/qtmips_machine/cache.h index d08e66a..200f3ce 100644 --- a/qtmips_machine/cache.h +++ b/qtmips_machine/cache.h @@ -50,7 +50,7 @@ public: ~Cache(); bool wword(std::uint32_t address, std::uint32_t value); - std::uint32_t rword(std::uint32_t address) const; + std::uint32_t rword(std::uint32_t address, bool debug_access = false) const; void flush(); // flush cache void sync(); // Same as flush @@ -91,12 +91,13 @@ private: mutable struct cache_data **dt; union { - time_t ** lru; // Access time + unsigned int ** lru; // Access time unsigned **lfu; // Access count } replc; // Data used for replacement policy mutable unsigned hit_read, miss_read, hit_write, miss_write; // Hit and miss counters + std::uint32_t debug_rword(std::uint32_t address) const; bool access(std::uint32_t address, std::uint32_t *data, bool write, std::uint32_t value = 0) const; void kick(unsigned associat_indx, unsigned row) const; std::uint32_t base_address(std::uint32_t tag, unsigned row) const; -- cgit v1.2.3