blob: bc026ef1c1d0ceadeddbd6312614d7c080cf1310 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
#include "../../spi.h"
#if __AVR_ARCH__ == 5
inline void ioe_spi_join(void) {
// TODO
}
#ifdef IOE_SPI_MASTER
inline void ioe_spi_init(void) {
// Set MOSI and SCK output, all other input
DDR_SPI = _BV(DD_MOSI) | _BV(DD_SCLK);
// Enable interrupt
SPCR |= _BV(SPIE);
// Enable SPI master and set clock rate fck/16
SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPR0);
}
inline int ioe_spi_ready(void) {
// TODO
}
inline void ioe_spi_transfer(int8_t data) {
SPDR = data;
}
#else /* IOE_SPI_MASTER */
inline void ioe_spi_init(void) {
// Set MISO as output, all other input
DDR_SPI = _BV(DD_MISO);
// Enable interrupt
SPCR |= _BV(SPIE);
// Enable SPI
SPCR = _BV(SPE);
}
inline void ioe_spi_expose(int8_t data) {
SPDR = data;
}
#endif /* IOE_SPI_MASTER */
SIGNAL(SPI_STC_vect) {
ioe_spi_retrieve(SPDR);
}
#endif /* __AVR_ARCH__ == 5 */
|