blob: c4c003b9cc3f275aa4e3a3d62cf97239816578f3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
// vim:ts=4:sw=4:sts=4:expandtab
#include <avr/io.h>
#include <avr/interrupt.h>
#include <stdint.h>
#include "mcu/mcu_def.h"
#include "tasks.h"
#ifndef _IOE_SPI_H_
#define _IOE_SPI_H_
#ifdef CONFIG_SPI
enum spiMode {
SPI_MODE_MASTER,
SPI_MODE_SLAVE
};
volatile extern int8_t _spi_busy;
volatile extern Mutex spi_mutex;
static inline void spi_init(enum spiMode mode) {
_spi_busy = 0;
if (mode == SPI_MODE_MASTER) {
// Set MOSI and SCK output
DDR_SPI |= _BV(DD_MOSI) | _BV(DD_SCLK);
// Set MISO pull up resistor
PORT_SPI |= _BV(PORT_MISO);
// Enable SPI master, set clock rate fck/16 and enable SPI interrupt
SPCR = _BV(SPE) | _BV(SPIE) | _BV(MSTR) | _BV(SPR0);
} else {
// Set MISO as output
DDR_SPI |= _BV(DD_MISO);
// Set SCLK and MOSI pull up resistor
PORT_SPI |= _BV(PORT_SCLK) | _BV(PORT_MOSI);
// Enable SPI and interrupt
SPCR = _BV(SPE) | _BV(SPIE);
}
}
static inline int8_t spi_busy(void) {
return _spi_busy;
}
static inline void spi_join(void) {
task_delay_till(&_spi_busy, 0);
}
static inline void spi_transfer(uint8_t data) {
_spi_busy = 1;
SPDR = data;
}
static inline uint8_t spi_send(uint8_t data) {
spi_transfer(data);
task_delay_till(&_spi_busy, 0);
return SPDR;
}
static inline void spi_expose(uint8_t data) {
SPDR = data;
}
extern void (*spi_receive)(uint8_t data);
#endif /* CONFIG_SPI */
#endif /* _IOE_SPI_H_ */
|
