aboutsummaryrefslogtreecommitdiff
path: root/timer.h
diff options
context:
space:
mode:
authorKarel Kočí <cynerd@email.cz>2015-10-17 15:40:51 +0200
committerKarel Kočí <cynerd@email.cz>2015-10-17 15:40:51 +0200
commitb0d8f22f3492fbb3f6dc0e8026e63c803af59007 (patch)
treeeb9707612e87856962474885f2a18ae1621d214e /timer.h
parent8fa9db4244f4ee33aa47561c569edfa62fe37928 (diff)
downloadavr-ioe-b0d8f22f3492fbb3f6dc0e8026e63c803af59007.tar.gz
avr-ioe-b0d8f22f3492fbb3f6dc0e8026e63c803af59007.tar.bz2
avr-ioe-b0d8f22f3492fbb3f6dc0e8026e63c803af59007.zip
Complete commit of current work
Diffstat (limited to 'timer.h')
-rw-r--r--timer.h147
1 files changed, 147 insertions, 0 deletions
diff --git a/timer.h b/timer.h
new file mode 100644
index 0000000..192c15d
--- /dev/null
+++ b/timer.h
@@ -0,0 +1,147 @@
+#include <avr/io.h>
+#include <avr/interrupt.h>
+#include <stdint.h>
+
+#include "mcu/mcu_def.h"
+
+#ifndef _IOE_TIMER_H_
+#define _IOE_TIMER_H_
+#ifdef CONFIG_IOE_TIMERS
+
+enum timerDivider {
+ TIMER_DIVIDER_1,
+ TIMER_DIVIDER_8,
+ TIMER_DIVIDER_64,
+ TIMER_DIVIDER_256,
+ TIMER_DIVIDER_1024
+};
+
+static inline void timer_init(uint8_t timer, enum timerDivider div) {
+ switch (timer) {
+#ifdef COUNTER0_PWM
+ case COUNTER0_PWM:
+ // Null counting register
+ TCNT0 = 0;
+ // Set interrupt flag
+ TIMSK0 = _BV(TOIE0);
+ // Set division and start counting
+ switch (div) {
+ case TIMER_DIVIDER_1:
+ TCCR0B = _BV(CS00);
+ break;
+ case TIMER_DIVIDER_8:
+ TCCR0B = _BV(CS01);
+ break;
+ case TIMER_DIVIDER_64:
+ TCCR0B = _BV(CS01) | _BV(CS00);
+ break;
+ case TIMER_DIVIDER_256:
+ TCCR0B = _BV(CS02);
+ break;
+ case TIMER_DIVIDER_1024:
+ TCCR0B = _BV(CS02) | _BV(CS01);
+ break;
+ default:
+ return;
+ }
+ break;
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+ case COUNTER1_16PWM:
+ break;
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+ case COUNTER2_PWM_ASYNC:
+ break;
+#endif /* COUNTER2_PWM_ASYNC */
+ }
+}
+
+static inline void timer_disable(uint8_t timer) {
+ switch (timer) {
+#ifdef COUNTER0_PWM
+ case COUNTER0_PWM:
+ TCCR0B = 0;
+ break;
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+ case COUNTER1_16PWM:
+ break;
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+ case COUNTER2_PWM_ASYNC:
+ break;
+#endif /* COUNTER2_PWM_ASYNC */
+ }
+}
+
+static inline void timer_reset(uint8_t timer) {
+ switch (timer) {
+#ifdef COUNTER0_PWM
+ case COUNTER0_PWM:
+ TCNT0 = 0;
+ break;
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+ case COUNTER1_16PWM:
+ break;
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+ case COUNTER2_PWM_ASYNC:
+ break;
+#endif /* COUNTER2_PWM_ASYNC */
+ }
+}
+
+static inline uint16_t timer_value(uint8_t timer) {
+ switch (timer) {
+#ifdef COUNTER0_PWM
+ case COUNTER0_PWM:
+ return TCNT0;
+ break;
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+ case COUNTER1_16PWM:
+ break;
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+ case COUNTER2_PWM_ASYNC:
+ break;
+#endif /* COUNTER2_PWM_ASYNC */
+ default:
+ return 0;
+ }
+}
+
+#ifdef COUNTER0_PWM
+void (*timer_0_pwm_overflow) (void);
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+void (*timer_1_16pwm_overflow) (void);
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+void (*timer_2_pwm_overflow) (void);
+#endif /* COUNTER2_PWM_ASYNC */
+
+static inline void timer_sethook(uint8_t timer, void (*fnc) (void)) {
+ switch (timer) {
+#ifdef COUNTER0_PWM
+ case COUNTER0_PWM:
+ timer_0_pwm_overflow = fnc;
+ break;
+#endif /* COUNTER0_PWM */
+#ifdef COUNTER1_16PWM
+ case COUNTER1_16PWM:
+ timer_1_16pwm_overflow = fnc;
+ break;
+#endif /* COUNTER1_16PWM */
+#ifdef COUNTER2_PWM_ASYNC
+ case COUNTER2_PWM_ASYNC:
+ timer_2_pwm_overflow = fnc;
+ break;
+#endif /* COUNTER2_PWM_ASYNC */
+ }
+}
+
+#endif /* CONFIG_IOE_TIMERS */
+#endif /* _IOE_TIMER_H_ */